ResearchIndex

The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays

by M. S. Hrishikesh, Norman P. Jouppi, Keith I Farkas, Premkishore Shivakumar, Doug Burger, Stephen W. Keckler

url show details

You need to log in to add tags and post comments.